mirror of
https://github.com/RPCS3/rpcs3.git
synced 2025-07-04 22:11:26 +12:00
236 lines
7.9 KiB
C++
236 lines
7.9 KiB
C++
#pragma once
|
|
|
|
#include "Emu/CPU/CPUDisAsm.h"
|
|
|
|
class PPCDisAsm : public CPUDisAsm
|
|
{
|
|
protected:
|
|
PPCDisAsm(CPUDisAsmMode mode) : CPUDisAsm(mode)
|
|
{
|
|
}
|
|
|
|
virtual u32 DisAsmBranchTarget(const s32 imm)=0;
|
|
|
|
void DisAsm_V4(const std::string& op, u32 v0, u32 v1, u32 v2, u32 v3)
|
|
{
|
|
Write(fmt::format("%s v%d,v%d,v%d,v%d", FixOp(op).c_str(), v0, v1, v2, v3));
|
|
}
|
|
void DisAsm_V3_UIMM(const std::string& op, u32 v0, u32 v1, u32 v2, u32 uimm)
|
|
{
|
|
Write(fmt::format("%s v%d,v%d,v%d,%u #%x", FixOp(op).c_str(), v0, v1, v2, uimm, uimm));
|
|
}
|
|
void DisAsm_V3(const std::string& op, u32 v0, u32 v1, u32 v2)
|
|
{
|
|
Write(fmt::format("%s v%d,v%d,v%d", FixOp(op).c_str(), v0, v1, v2));
|
|
}
|
|
void DisAsm_V2_UIMM(const std::string& op, u32 v0, u32 v1, u32 uimm)
|
|
{
|
|
Write(fmt::format("%s v%d,v%d,%u #%x", FixOp(op).c_str(), v0, v1, uimm, uimm));
|
|
}
|
|
void DisAsm_V2(const std::string& op, u32 v0, u32 v1)
|
|
{
|
|
Write(fmt::format("%s v%d,v%d", FixOp(op).c_str(), v0, v1));
|
|
}
|
|
void DisAsm_V1_SIMM(const std::string& op, u32 v0, s32 simm)
|
|
{
|
|
Write(fmt::format("%s v%d,%d #%x", FixOp(op).c_str(), v0, simm, simm));
|
|
}
|
|
void DisAsm_V1(const std::string& op, u32 v0)
|
|
{
|
|
Write(fmt::format("%s v%d", FixOp(op).c_str(), v0));
|
|
}
|
|
void DisAsm_V1_R2(const std::string& op, u32 v0, u32 r1, u32 r2)
|
|
{
|
|
Write(fmt::format("%s v%d,r%d,r%d", FixOp(op).c_str(), v0, r1, r2));
|
|
}
|
|
void DisAsm_CR1_F2_RC(const std::string& op, u32 cr0, u32 f0, u32 f1, u32 rc)
|
|
{
|
|
Write(fmt::format("%s%s cr%d,f%d,f%d", FixOp(op).c_str(), (rc ? "." : ""), cr0, f0, f1));
|
|
}
|
|
void DisAsm_CR1_F2(const std::string& op, u32 cr0, u32 f0, u32 f1)
|
|
{
|
|
DisAsm_CR1_F2_RC(op, cr0, f0, f1, false);
|
|
}
|
|
void DisAsm_INT1_R2(const std::string& op, u32 i0, u32 r0, u32 r1)
|
|
{
|
|
Write(fmt::format("%s %d,r%d,r%d", FixOp(op).c_str(), i0, r0, r1));
|
|
}
|
|
void DisAsm_INT1_R1_IMM(const std::string& op, u32 i0, u32 r0, s32 imm0)
|
|
{
|
|
Write(fmt::format("%s %d,r%d,%d #%x", FixOp(op).c_str(), i0, r0, imm0, imm0));
|
|
}
|
|
void DisAsm_INT1_R1_RC(const std::string& op, u32 i0, u32 r0, u32 rc)
|
|
{
|
|
Write(fmt::format("%s%s %d,r%d", FixOp(op).c_str(), (rc ? "." : ""), i0, r0));
|
|
}
|
|
void DisAsm_INT1_R1(const std::string& op, u32 i0, u32 r0)
|
|
{
|
|
DisAsm_INT1_R1_RC(op, i0, r0, false);
|
|
}
|
|
void DisAsm_F4_RC(const std::string& op, u32 f0, u32 f1, u32 f2, u32 f3, u32 rc)
|
|
{
|
|
Write(fmt::format("%s%s f%d,f%d,f%d,f%d", FixOp(op).c_str(), (rc ? "." : ""), f0, f1, f2, f3));
|
|
}
|
|
void DisAsm_F3_RC(const std::string& op, u32 f0, u32 f1, u32 f2, u32 rc)
|
|
{
|
|
Write(fmt::format("%s%s f%d,f%d,f%d", FixOp(op).c_str(), (rc ? "." : ""), f0, f1, f2));
|
|
}
|
|
void DisAsm_F3(const std::string& op, u32 f0, u32 f1, u32 f2)
|
|
{
|
|
DisAsm_F3_RC(op, f0, f1, f2, false);
|
|
}
|
|
void DisAsm_F2_RC(const std::string& op, u32 f0, u32 f1, u32 rc)
|
|
{
|
|
Write(fmt::format("%s%s f%d,f%d", FixOp(op).c_str(), (rc ? "." : ""), f0, f1));
|
|
}
|
|
void DisAsm_F2(const std::string& op, u32 f0, u32 f1)
|
|
{
|
|
DisAsm_F2_RC(op, f0, f1, false);
|
|
}
|
|
void DisAsm_F1_R2(const std::string& op, u32 f0, u32 r0, u32 r1)
|
|
{
|
|
if(m_mode == CPUDisAsm_CompilerElfMode)
|
|
{
|
|
Write(fmt::format("%s f%d,r%d,r%d", FixOp(op).c_str(), f0, r0, r1));
|
|
return;
|
|
}
|
|
|
|
Write(fmt::format("%s f%d,r%d(r%d)", FixOp(op).c_str(), f0, r0, r1));
|
|
}
|
|
void DisAsm_F1_IMM_R1_RC(const std::string& op, u32 f0, s32 imm0, u32 r0, u32 rc)
|
|
{
|
|
if(m_mode == CPUDisAsm_CompilerElfMode)
|
|
{
|
|
Write(fmt::format("%s%s f%d,r%d,%d #%x", FixOp(op).c_str(), (rc ? "." : ""), f0, r0, imm0, imm0));
|
|
return;
|
|
}
|
|
|
|
Write(fmt::format("%s%s f%d,%d(r%d) #%x", FixOp(op).c_str(), (rc ? "." : ""), f0, imm0, r0, imm0));
|
|
}
|
|
void DisAsm_F1_IMM_R1(const std::string& op, u32 f0, s32 imm0, u32 r0)
|
|
{
|
|
DisAsm_F1_IMM_R1_RC(op, f0, imm0, r0, false);
|
|
}
|
|
void DisAsm_F1_RC(const std::string& op, u32 f0, u32 rc)
|
|
{
|
|
Write(fmt::format("%s%s f%d", FixOp(op).c_str(), (rc ? "." : ""), f0));
|
|
}
|
|
void DisAsm_R1_RC(const std::string& op, u32 r0, u32 rc)
|
|
{
|
|
Write(fmt::format("%s%s r%d", FixOp(op).c_str(), (rc ? "." : ""), r0));
|
|
}
|
|
void DisAsm_R1(const std::string& op, u32 r0)
|
|
{
|
|
DisAsm_R1_RC(op, r0, false);
|
|
}
|
|
void DisAsm_R2_OE_RC(const std::string& op, u32 r0, u32 r1, u32 oe, u32 rc)
|
|
{
|
|
Write(fmt::format("%s%s%s r%d,r%d", FixOp(op).c_str(), (oe ? "o" : ""), (rc ? "." : ""), r0, r1));
|
|
}
|
|
void DisAsm_R2_RC(const std::string& op, u32 r0, u32 r1, u32 rc)
|
|
{
|
|
DisAsm_R2_OE_RC(op, r0, r1, false, rc);
|
|
}
|
|
void DisAsm_R2(const std::string& op, u32 r0, u32 r1)
|
|
{
|
|
DisAsm_R2_RC(op, r0, r1, false);
|
|
}
|
|
void DisAsm_R3_OE_RC(const std::string& op, u32 r0, u32 r1, u32 r2, u32 oe, u32 rc)
|
|
{
|
|
Write(fmt::format("%s%s%s r%d,r%d,r%d", FixOp(op).c_str(), (oe ? "o" : ""), (rc ? "." : ""), r0, r1, r2));
|
|
}
|
|
void DisAsm_R3_INT2_RC(const std::string& op, u32 r0, u32 r1, u32 r2, s32 i0, s32 i1, u32 rc)
|
|
{
|
|
Write(fmt::format("%s%s r%d,r%d,r%d,%d,%d", FixOp(op).c_str(), (rc ? "." : ""), r0, r1, r2, i0, i1));
|
|
}
|
|
void DisAsm_R3_RC(const std::string& op, u32 r0, u32 r1, u32 r2, u32 rc)
|
|
{
|
|
DisAsm_R3_OE_RC(op, r0, r1, r2, false, rc);
|
|
}
|
|
void DisAsm_R3(const std::string& op, u32 r0, u32 r1, u32 r2)
|
|
{
|
|
DisAsm_R3_RC(op, r0, r1, r2, false);
|
|
}
|
|
void DisAsm_R2_INT3_RC(const std::string& op, u32 r0, u32 r1, s32 i0, s32 i1, s32 i2, u32 rc)
|
|
{
|
|
Write(fmt::format("%s%s r%d,r%d,%d,%d,%d", FixOp(op).c_str(), (rc ? "." : ""), r0, r1, i0, i1, i2));
|
|
}
|
|
void DisAsm_R2_INT3(const std::string& op, u32 r0, u32 r1, s32 i0, s32 i1, s32 i2)
|
|
{
|
|
DisAsm_R2_INT3_RC(op, r0, r1, i0, i1, i2, false);
|
|
}
|
|
void DisAsm_R2_INT2_RC(const std::string& op, u32 r0, u32 r1, s32 i0, s32 i1, u32 rc)
|
|
{
|
|
Write(fmt::format("%s%s r%d,r%d,%d,%d", FixOp(op).c_str(), (rc ? "." : ""), r0, r1, i0, i1));
|
|
}
|
|
void DisAsm_R2_INT2(const std::string& op, u32 r0, u32 r1, s32 i0, s32 i1)
|
|
{
|
|
DisAsm_R2_INT2_RC(op, r0, r1, i0, i1, false);
|
|
}
|
|
void DisAsm_R2_INT1_RC(const std::string& op, u32 r0, u32 r1, s32 i0, u32 rc)
|
|
{
|
|
Write(fmt::format("%s%s r%d,r%d,%d", FixOp(op).c_str(), (rc ? "." : ""), r0, r1, i0));
|
|
}
|
|
void DisAsm_R2_INT1(const std::string& op, u32 r0, u32 r1, s32 i0)
|
|
{
|
|
DisAsm_R2_INT1_RC(op, r0, r1, i0, false);
|
|
}
|
|
void DisAsm_R2_IMM(const std::string& op, u32 r0, u32 r1, s32 imm0)
|
|
{
|
|
if(m_mode == CPUDisAsm_CompilerElfMode)
|
|
{
|
|
Write(fmt::format("%s r%d,r%d,%d #%x", FixOp(op).c_str(), r0, r1, imm0, imm0));
|
|
return;
|
|
}
|
|
|
|
Write(fmt::format("%s r%d,%d(r%d) #%x", FixOp(op).c_str(), r0, imm0, r1, imm0));
|
|
}
|
|
void DisAsm_R1_IMM(const std::string& op, u32 r0, s32 imm0)
|
|
{
|
|
Write(fmt::format("%s r%d,%d #%x", FixOp(op).c_str(), r0, imm0, imm0));
|
|
}
|
|
void DisAsm_IMM_R1(const std::string& op, s32 imm0, u32 r0)
|
|
{
|
|
Write(fmt::format("%s %d,r%d #%x", FixOp(op).c_str(), imm0, r0, imm0));
|
|
}
|
|
void DisAsm_CR1_R1_IMM(const std::string& op, u32 cr0, u32 r0, s32 imm0)
|
|
{
|
|
Write(fmt::format("%s cr%d,r%d,%d #%x", FixOp(op).c_str(), cr0, r0, imm0, imm0));
|
|
}
|
|
void DisAsm_CR1_R2_RC(const std::string& op, u32 cr0, u32 r0, u32 r1, u32 rc)
|
|
{
|
|
Write(fmt::format("%s%s cr%d,r%d,r%d", FixOp(op).c_str(), (rc ? "." : ""), cr0, r0, r1));
|
|
}
|
|
void DisAsm_CR1_R2(const std::string& op, u32 cr0, u32 r0, u32 r1)
|
|
{
|
|
DisAsm_CR1_R2_RC(op, cr0, r0, r1, false);
|
|
}
|
|
void DisAsm_CR2(const std::string& op, u32 cr0, u32 cr1)
|
|
{
|
|
Write(fmt::format("%s cr%d,cr%d", FixOp(op).c_str(), cr0, cr1));
|
|
}
|
|
void DisAsm_INT3(const std::string& op, const int i0, const int i1, const int i2)
|
|
{
|
|
Write(fmt::format("%s %d,%d,%d", FixOp(op).c_str(), i0, i1, i2));
|
|
}
|
|
void DisAsm_INT1(const std::string& op, const int i0)
|
|
{
|
|
Write(fmt::format("%s %d", FixOp(op).c_str(), i0));
|
|
}
|
|
void DisAsm_BRANCH(const std::string& op, const int pc)
|
|
{
|
|
Write(fmt::format("%s 0x%x", FixOp(op).c_str(), DisAsmBranchTarget(pc)));
|
|
}
|
|
void DisAsm_BRANCH_A(const std::string& op, const int pc)
|
|
{
|
|
Write(fmt::format("%s 0x%x", FixOp(op).c_str(), pc));
|
|
}
|
|
void DisAsm_B2_BRANCH(const std::string& op, u32 b0, u32 b1, const int pc)
|
|
{
|
|
Write(fmt::format("%s %d,%d,0x%x ", FixOp(op).c_str(), b0, b1, DisAsmBranchTarget(pc)));
|
|
}
|
|
void DisAsm_CR_BRANCH(const std::string& op, u32 cr, const int pc)
|
|
{
|
|
Write(fmt::format("%s cr%d,0x%x ", FixOp(op).c_str(), cr, DisAsmBranchTarget(pc)));
|
|
}
|
|
};
|