archive/rpcs3
1
0
Fork 0
mirror of https://github.com/RPCS3/rpcs3.git synced 2025-07-04 05:51:27 +12:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

SPU: Rewrite BGX

Browse source
This commit is contained in:
Eladash 2019-09-20 15:13:10 +03:00 • committed by Ivan
parent e315b39822
commit feabe71183
2 changed files with 25 additions and 9 deletions
Download patch file Download diff file Expand all files Collapse all files

32
rpcs3/Emu/Cell/SPUASMJITRecompiler.cpp
View file

@ -3801,16 +3801,32 @@ void spu_recompiler::CGX(spu_opcode_t op) //nf
void spu_recompiler::BGX(spu_opcode_t op) //nf void spu_recompiler::BGX(spu_opcode_t op) //nf
{ {
for (u32 i = 0; i < 4; i++) // unrolled loop const XmmLink& vt = XmmGet(op.rt, XmmType::Int);
const XmmLink& va = XmmGet(op.ra, XmmType::Int);
const XmmLink& vb = XmmGet(op.rb, XmmType::Int);
const XmmLink& temp = XmmAlloc();
const XmmLink& sign = XmmAlloc();
c->pslld(vt, 31);
if (utils::has_avx())
{ {
c->bt(SPU_OFF_32(gpr, op.rt, &v128::_u32, i), 0); c->vpcmpeqd(temp, vb, va);
c->cmc();
c->mov(*addr, SPU_OFF_32(gpr, op.rb, &v128::_u32, i));
c->sbb(*addr, SPU_OFF_32(gpr, op.ra, &v128::_u32, i));
c->setnc(addr->r8());
c->movzx(*addr, addr->r8());
c->mov(SPU_OFF_32(gpr, op.rt, &v128::_u32, i), *addr);
} }
else
{
c->movdqa(temp, vb);
c->pcmpeqd(temp, va);
}
c->pand(vt, temp);
c->movdqa(sign, XmmConst(_mm_set1_epi32(-0x80000000)));
c->pxor(va, sign);
c->pxor(vb, sign);
c->pcmpgtd(vb, va);
c->por(vt, vb);
c->psrld(vt, 31);
c->movdqa(SPU_OFF_128(gpr, op.rt), vt);
} }
void spu_recompiler::MPYHHA(spu_opcode_t op) void spu_recompiler::MPYHHA(spu_opcode_t op)

2
rpcs3/Emu/Cell/SPURecompiler.cpp
View file

@ -6612,7 +6612,7 @@ public:
{ {
const auto [a, b] = get_vrs<u32[4]>(op.ra, op.rb); const auto [a, b] = get_vrs<u32[4]>(op.ra, op.rb);
const auto c = get_vr<s32[4]>(op.rt) << 31; const auto c = get_vr<s32[4]>(op.rt) << 31;
set_vr(op.rt, zext<u32[4]>((a <= b) & ~((a == b) & (c >= 0)))); set_vr(op.rt, noncast<u32[4]>(sext<s32[4]>(b > a) | (sext<s32[4]>(a == b) & c)) >> 31);
} }
void MPYHHA(spu_opcode_t op) void MPYHHA(spu_opcode_t op)