archive/rpcs3
1
0
Fork 0
mirror of https://github.com/RPCS3/rpcs3.git synced 2025-07-07 15:31:26 +12:00
Code Issues Projects Releases Packages Wiki Activity Actions

Compilation fix

Browse source
This commit is contained in:
Nekotekina 2015-03-22 02:22:24 +03:00
parent dc6c21833d
commit f095dec43d
2 changed files with 5 additions and 5 deletions
Download patch file Download diff file Expand all files Collapse all files

2
rpcs3/CMakeLists.txt
View file

@ -34,7 +34,7 @@ if (NOT MSVC)
set(CMAKE_C_FLAGS_MINSIZEREL "${CMAKE_C_FLAGS_MINSIZEREL} -Os -D_NDEBUG") set(CMAKE_C_FLAGS_MINSIZEREL "${CMAKE_C_FLAGS_MINSIZEREL} -Os -D_NDEBUG")
set(CMAKE_C_FLAGS_RELEASE "${CMAKE_C_FLAGS_RELEASE} -O1 -D_NDEBUG") set(CMAKE_C_FLAGS_RELEASE "${CMAKE_C_FLAGS_RELEASE} -O1 -D_NDEBUG")
set(CMAKE_C_FLAGS_RELWITHDEBINFO "${CMAKE_C_FLAGS_RELWITHDEBINFO} -O1 -g -D_NDEBUG") set(CMAKE_C_FLAGS_RELWITHDEBINFO "${CMAKE_C_FLAGS_RELWITHDEBINFO} -O1 -g -D_NDEBUG")
add_definitions(-msse2 -mcx16) add_definitions(-msse -msse2 -mcx16 -mssse3)
endif() endif()
if (APPLE) if (APPLE)

8
rpcs3/Emu/Cell/SPUInterpreter.cpp
View file

@ -676,7 +676,7 @@ void spu_interpreter::ANDC(SPUThread& CPU, spu_opcode_t op)
void spu_interpreter::FCGT(SPUThread& CPU, spu_opcode_t op) void spu_interpreter::FCGT(SPUThread& CPU, spu_opcode_t op)
{ {
CPU.GPR[op.rt].vf = _mm_cmp_ps(CPU.GPR[op.rb].vf, CPU.GPR[op.ra].vf, 1); CPU.GPR[op.rt].vf = _mm_cmplt_ps(CPU.GPR[op.rb].vf, CPU.GPR[op.ra].vf);
} }
void spu_interpreter::DFCGT(SPUThread& CPU, spu_opcode_t op) void spu_interpreter::DFCGT(SPUThread& CPU, spu_opcode_t op)
@ -713,7 +713,7 @@ void spu_interpreter::ORC(SPUThread& CPU, spu_opcode_t op)
void spu_interpreter::FCMGT(SPUThread& CPU, spu_opcode_t op) void spu_interpreter::FCMGT(SPUThread& CPU, spu_opcode_t op)
{ {
const auto mask = _mm_castsi128_ps(_mm_set1_epi32(0x7fffffff)); const auto mask = _mm_castsi128_ps(_mm_set1_epi32(0x7fffffff));
CPU.GPR[op.rt].vf = _mm_cmp_ps(_mm_and_ps(CPU.GPR[op.rb].vf, mask), _mm_and_ps(CPU.GPR[op.ra].vf, mask), 1); CPU.GPR[op.rt].vf = _mm_cmplt_ps(_mm_and_ps(CPU.GPR[op.rb].vf, mask), _mm_and_ps(CPU.GPR[op.ra].vf, mask));
} }
void spu_interpreter::DFCMGT(SPUThread& CPU, spu_opcode_t op) void spu_interpreter::DFCMGT(SPUThread& CPU, spu_opcode_t op)
@ -850,7 +850,7 @@ void spu_interpreter::DFTSV(SPUThread& CPU, spu_opcode_t op)
void spu_interpreter::FCEQ(SPUThread& CPU, spu_opcode_t op) void spu_interpreter::FCEQ(SPUThread& CPU, spu_opcode_t op)
{ {
CPU.GPR[op.rt].vf = _mm_cmp_ps(CPU.GPR[op.rb].vf, CPU.GPR[op.ra].vf, 0); CPU.GPR[op.rt].vf = _mm_cmpeq_ps(CPU.GPR[op.rb].vf, CPU.GPR[op.ra].vf);
} }
void spu_interpreter::DFCEQ(SPUThread& CPU, spu_opcode_t op) void spu_interpreter::DFCEQ(SPUThread& CPU, spu_opcode_t op)
@ -887,7 +887,7 @@ void spu_interpreter::CEQH(SPUThread& CPU, spu_opcode_t op)
void spu_interpreter::FCMEQ(SPUThread& CPU, spu_opcode_t op) void spu_interpreter::FCMEQ(SPUThread& CPU, spu_opcode_t op)
{ {
const auto mask = _mm_castsi128_ps(_mm_set1_epi32(0x7fffffff)); const auto mask = _mm_castsi128_ps(_mm_set1_epi32(0x7fffffff));
CPU.GPR[op.rt].vf = _mm_cmp_ps(_mm_and_ps(CPU.GPR[op.rb].vf, mask), _mm_and_ps(CPU.GPR[op.ra].vf, mask), 0); CPU.GPR[op.rt].vf = _mm_cmpeq_ps(_mm_and_ps(CPU.GPR[op.rb].vf, mask), _mm_and_ps(CPU.GPR[op.ra].vf, mask));
} }
void spu_interpreter::DFCMEQ(SPUThread& CPU, spu_opcode_t op) void spu_interpreter::DFCMEQ(SPUThread& CPU, spu_opcode_t op)