archive/rpcs3
1
0
Fork 0
mirror of https://github.com/RPCS3/rpcs3.git synced 2025-07-05 22:41:25 +12:00
Code Issues Projects Releases Packages Wiki Activity Actions

SPU: fix some wierd typos (may be wrong, no idea)

Browse source
This commit is contained in:
Megamouse 2023-08-30 23:43:20 +02:00 • committed by Elad Ashkenazi
parent 105c694903
commit a597368c46
3 changed files with 5 additions and 5 deletions
Download patch file Download diff file Expand all files Collapse all files

2
rpcs3/Emu/Cell/PPUModule.cpp
View file

@ -1197,7 +1197,7 @@ static void ppu_check_patch_spu_images(const ppu_module& mod, const ppu_segment&
{ {
// SPURS GUID pattern // SPURS GUID pattern
end = it; end = it;
ppu_log.success("Found SPURS GUID Pattern for terminagtor at 0x%05x", end + seg.addr); ppu_log.success("Found SPURS GUID Pattern for terminator at 0x%05x", end + seg.addr);
break; break;
} }

4
rpcs3/Emu/Cell/SPUThread.cpp
View file

@ -4068,9 +4068,9 @@ bool spu_thread::is_exec_code(u32 addr, std::span<const u8> ls_ptr, u32 base_add
// Test the validity of a single instruction of the optional target // Test the validity of a single instruction of the optional target
// This function can't be too slow and is unlikely to improve results by a great deal // This function can't be too slow and is unlikely to improve results by a great deal
const u32 op0 = read_from_ptr<be_t<u32>>(ls_ptr, route_pc - base_addr); const u32 op0 = read_from_ptr<be_t<u32>>(ls_ptr, route_pc - base_addr);
const auto type0 = s_spu_itype.decode(op); const spu_itype::type type0 = s_spu_itype.decode(op0);
if (type == spu_itype::UNK || !op) if (type0 == spu_itype::UNK || !op0)
{ {
return false; return false;
} }

4
rpcs3/Input/ds4_pad_handler.cpp
View file

@ -16,8 +16,8 @@ namespace
constexpr u32 DS4_GYRO_RES_PER_DEG_S = 86; // technically this could be 1024, but keeping it at 86 keeps us within 16 bits of precision constexpr u32 DS4_GYRO_RES_PER_DEG_S = 86; // technically this could be 1024, but keeping it at 86 keeps us within 16 bits of precision
constexpr u32 DS4_FEATURE_REPORT_0x02_SIZE = 37; constexpr u32 DS4_FEATURE_REPORT_0x02_SIZE = 37;
constexpr u32 DS4_FEATURE_REPORT_0x05_SIZE = 41; constexpr u32 DS4_FEATURE_REPORT_0x05_SIZE = 41;
constexpr u32 DS4_FEATURE_REPORT_0x12_SIZE = 16; //constexpr u32 DS4_FEATURE_REPORT_0x12_SIZE = 16;
constexpr u32 DS4_FEATURE_REPORT_0x81_SIZE = 7; //constexpr u32 DS4_FEATURE_REPORT_0x81_SIZE = 7;
constexpr u32 DS4_FEATURE_REPORT_0xA3_SIZE = 49; constexpr u32 DS4_FEATURE_REPORT_0xA3_SIZE = 49;
constexpr u32 DS4_INPUT_REPORT_0x11_SIZE = 78; constexpr u32 DS4_INPUT_REPORT_0x11_SIZE = 78;
constexpr u32 DS4_OUTPUT_REPORT_0x05_SIZE = 32; constexpr u32 DS4_OUTPUT_REPORT_0x05_SIZE = 32;