archive/rpcs3
1
0
Fork 0
mirror of https://github.com/RPCS3/rpcs3.git synced 2025-07-05 22:41:25 +12:00
Code Issues Projects Releases Packages Wiki Activity Actions

few more cmd

Browse source
This commit is contained in:
raven02 2014-12-28 08:43:14 +08:00
parent 8690c02972
commit 8e88e531de
1 changed files with 26 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

26
rpcs3/Emu/RSX/RSXThread.cpp
View file

@ -893,6 +893,15 @@ void RSXThread::DoCmd(const u32 fcmd, const u32 cmd, const u32 args_addr, const
} }
break; break;
case NV4097_SET_CYLINDRICAL_WRAP:
{
if (ARGS(0))
{
LOG_WARNING(RSX, "TODO: NV4097_SET_CYLINDRICAL_WRAP: 0x%x", ARGS(0));
}
}
break;
// Clearing // Clearing
case NV4097_CLEAR_ZCULL_SURFACE: case NV4097_CLEAR_ZCULL_SURFACE:
{ {
@ -1114,6 +1123,14 @@ void RSXThread::DoCmd(const u32 fcmd, const u32 cmd, const u32 args_addr, const
} }
break; break;
case NV4097_SET_SHADER_PACKER:
{
if (ARGS(0))
{
LOG_WARNING(RSX, "TODO: NV4097_SET_SHADER_PACKER: 0x%x", ARGS(0));
}
}
case NV4097_SET_SHADER_WINDOW: case NV4097_SET_SHADER_WINDOW:
{ {
const u32 a0 = ARGS(0); const u32 a0 = ARGS(0);
@ -1182,6 +1199,15 @@ void RSXThread::DoCmd(const u32 fcmd, const u32 cmd, const u32 args_addr, const
} }
break; break;
case NV4097_SET_TRANSFORM_BRANCH_BITS:
{
if (ARGS(0))
{
LOG_WARNING(RSX, "TODO: NV4097_SET_TRANSFORM_BRANCH_BITS: 0x%x", ARGS(0));
}
}
break;
case NV4097_SET_TRANSFORM_CONSTANT_LOAD: case NV4097_SET_TRANSFORM_CONSTANT_LOAD:
{ {
if ((count - 1) % 4) if ((count - 1) % 4)