archive/rpcs3
1
0
Fork 0
mirror of https://github.com/RPCS3/rpcs3.git synced 2025-07-07 07:21:25 +12:00
Code Issues Projects Releases Packages Wiki Activity Actions

Savestates: Cleanup v128 usage

Browse source 
It's compatible with bitwise serialization so it is faster to load/save it this way.
This commit is contained in:
Eladash 2022-07-06 17:52:31 +03:00 • committed by Ivan
parent f546e5a8ef
commit 155bd09fd0
2 changed files with 5 additions and 26 deletions
Download patch file Download diff file Expand all files Collapse all files

5
rpcs3/Emu/Cell/PPUThread.cpp
View file

@ -1577,10 +1577,7 @@ bool ppu_thread::savable() const
void ppu_thread::serialize_common(utils::serial& ar)
{
ar(gpr, fpr, cr, fpscr.bits, lr, ctr, vrsave, cia, xer, sat, nj, prio, optional_savestate_state);
for (v128& reg : vr)
ar(reg._bytes);
ar(gpr, fpr, cr, fpscr.bits, lr, ctr, vrsave, cia, xer, sat, nj, prio, optional_savestate_state, vr);
if (optional_savestate_state->data.empty())
{

26
rpcs3/Emu/Cell/SPUThread.cpp
View file

@ -1699,28 +1699,10 @@ spu_thread::spu_thread(lv2_spu_group* group, u32 index, std::string_view name, u
void spu_thread::serialize_common(utils::serial& ar)
{
for (v128& reg : gpr)
ar(reg._bytes);
ar(pc, ch_mfc_cmd, mfc_size, mfc_barrier, mfc_fence, mfc_prxy_cmd, mfc_prxy_mask, mfc_prxy_write_state.all
, srr0
, ch_tag_upd
, ch_tag_mask
, ch_tag_stat.data
, ch_stall_mask
, ch_stall_stat.data
, ch_atomic_stat.data
, ch_out_mbox.data
, ch_out_intr_mbox.data
, snr_config
, ch_snr1.data
, ch_snr2.data
, ch_events.raw().all
, interrupts_enabled
, run_ctrl
, exit_status.data
, status_npc.raw().status);
ar(gpr, pc, ch_mfc_cmd, mfc_size, mfc_barrier, mfc_fence, mfc_prxy_cmd, mfc_prxy_mask, mfc_prxy_write_state.all
, srr0, ch_tag_upd, ch_tag_mask, ch_tag_stat.data, ch_stall_mask, ch_stall_stat.data, ch_atomic_stat.data
, ch_out_mbox.data, ch_out_intr_mbox.data, snr_config, ch_snr1.data, ch_snr2.data, ch_events.raw().all, interrupts_enabled
, run_ctrl, exit_status.data, status_npc.raw().status);
if (GET_SERIALIZATION_VERSION(spu) != 1u)
{